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Abstract
Interfaces, by nature, are often asynchronous since they serve for connecting multiple dis-
tributed modules/agents without common clock. However, recent development in theory of
asynchronous design in the area of asynchronous specifications and models, analysis and ver-
ification, synthesis and technology mapping, timing optimization and performance analysis is
not widely known and rarely accepted by industry.
The goal of this tutorial is to fill this gap and to present an overview of one popular system-
atic design methodology for design of asynchronous interface controllers. This methodology
is based on using Petri nets (PN) a formal model that, from the engineering standpoint, is a
formalization of timing diagrams (waveforms) and from the system designer standpoint is a
concurrent state machine, in which local components can perform independent or interdepen-
dent concurrent actions, changing their local states asynchronously. We will introduce this
model informally based on a simple example: a VME-bus controller serving reads from a
device to a bus and writes from the bus into the device.
1 Specification with Petri Nets
Let us start with introducing the Petri Nets specifications with a simple example.
1.1 From timing diagrams to PNs
Figure 1 depicts the interface of a device with a VME bus. The behavior of the controller is as
follows: a request to read from or write into the device is received by one of the signals DSr or
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Figure 2: Waveforms for the READ cycle
DSw respectively. In a read cycle, a request to read is done through signal LDS. When the device
has the data ready (LDTACK), the controller must open the transceiver to transfer data to the bus
(signal D). In the write cycle, data is first transferred to the device. Next, a request to write is done
(LDS). Once the device acknowledges the reception of the data (LDTACK) the transceiver must
be closed to isolate the device from the bus. Each transaction must be completed by a return-to-
zero of all interface signals, seeking for a maximum parallelism between the bus and the device
operations. Figure 2 shows a timing diagram of the read cycle and Figure 3 the corresponding to
its Marked Graph – a simple class of Petri nets, in which only concurrency and sequencing, but not
choice is allowed. All events in this Marked Graph are interpreted as signal transitions: rising and
falling signal transitions are labeled with “ ” and “ ” respectively. Petri Nets with such signal
interpretations are called Signal Transition Graphs (or STGs) [16].
A PN has two types of vertices: places (denoted by circles) and transitions (denoted by boxes),
and arcs from places to transitions and from transitions to places. Places correspond to local
states of the system and are used for keeping information about system resources and conditions
for execution of transitions. Places can keep tokens (denoted by black dots). A token in a place
indicates that a resource is available or a condition satisfied. In general more than one token can
be kept in a place, but we will consider only the simplest case: place can contain not more than
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Figure 3: STG for the READ cycle
one token (so-called safe or 1-bounded PNs). A set of all places currently marked with a token
corresponds to a current global state of the net. Such global states are called markings. The initial
marking of the PN in Figure 3 is fp
 
 p

g.
1.2 Token game
Transitions correspond to system events (signal transitions in the example). A transition is enabled
if all input places contain a token. In the initial marking of the PN in Figure 3 only one transition,
DSr , is enabled; another one, LDS , is not: only place p

among two of its input places, p

and
p

, contains a token. Every enabled transition can fire. Firing removes one token from every input
place of the transition and puts one token to each of its output places. Firing of a transition is an
atomic instantaneous operation, while some unspecified time can pass between enabling and firing
of the transition. After the firing of transition DSr  the net moves to a new marking fp

 p

g and
then LDS  becomes enabled, etc.
1.3 Concurrency
This process of moving tokens around (a.k.a. token game) in a few steps will fire transition D .
This leads the net into the marking fp

 p

g. In this marking two transitions DTACK  and
LDS  become enabled. Since their input places are different they do not conflict for tokens and
cannot disable each other. This represents concurrency between DTACK  and LDS . In total,
there are four pairs of concurrent transitions: DTACK  LDS , DTACK  LDTACK ,
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Figure 4: RG and SG for the READ cycle
DSr  LDS , and DSr  LDTACK , where concurrency is a potential to fire at the same
time.
1.4 State graphs
Playing the token game one can generate a Transition System (TS) – an abstract state graph in
which each arc between a pair of states is labeled with the corresponding fired transition. Figure 4
depicts a TS for the READ cycle if we ignore for a moment labels associated with states. Each
state in the TS generated from a PN corresponds to a marking, which is shown at the left from the
corresponding state. A TS with states labeled with markings is called a reachability graph of a
PN. For Signal Transition Graphs each state of the corresponding TS also can be associated with a
binary code of signal values, which are shown at the right from the states (for the sake of readability
we separate with dots left handshake signals, right handshake signals, and data transceiver control
signal; enabled signals are marked with an asterisk). A TS with states labeled with binary codes of
signals is called a state graph of an STG. State graphs are of primary importance since they form
the basis of logic synthesis for asynchronous logic netlist.
1.5 Choice and arbitration
The environment of the device has a choice to request the read or the write operation. Similarly,
if an arbitration within the device is involved, then the device itself can internally make a non-
 States are denoted with circles. Initial state is marked with a dot.
DSr+DSw+
LDS+D+
DTACK-
LDTACK+
LDS+
D+
DTACK+
DSr-
D-
LDS- DSw-
LDTACK- DTACK+
D-
LDTACK+
p0
p1
p2
p3
Figure 5: STG for READ and WRITE cycles
deterministic choice between two requests. Choice is expressed in PNs by choice places as shown
in Figure 5. Here places p
 
and p

are choice places, places p

and p

merge alternative branches of
the behavior and all other places are removed from the figure, since they have only one input and
one output arc (they are called implicit places and are represented by arcs between two transitions).
In the initial marking fp
 
 p

g two input transitions are enabled – DSw  and DSr , but as soon
as one of them fires another becomes disabled, since the token will disappear from place p
 
.
1.6 Timing extensions
Different timing extensions have been proposed to PNs to express (a) assumptions about delays
and (b) deadline requirements. This information could come in a form of absolute values, e.g.
minmax delay intervals associated with transitions or places, or in the form of relative informa-
tion, like ”transition a will (or must) fire before transition b”.
2 Analysis and verification
2.1 Properties
Analysis and verification are used at different stages of design.
 Property verification. After specifying the design it is required to check implementability
properties to answer the following question: ”Can the specification be implemented with
an asynchronous circuit?” [13, 15]. Other properties of the specification can be of inter-
est as well, e.g., absence of deadlocks, fairness in serving requests, etc. General purpose
verification techniques can be employed for this analysis [18].
 Implementation verification. After design is done fully automatically or (especially) with
some manual intervention it is often desirable to check that the implementation is correct
with respect to the given specification [10, 23].
 Performance analysis and separation between events is required (a) for determining latency
and throughput of the device and (b) for logic optimization based on timing information [12,
21] (see also Section 5).
Properties required for implementability include:
 boundedness of the PN to guarantee that the specified state space is finite;
 consistency of an STG to ensure that rising and falling transitions alternate for each signal;
 completeness of state encoding to check that there are no conflicts in definition of Boolean
functions for each non-input (i.e. output and internal) signals;
 persistency of the STG to verify that (a) no non-input signal transition can be disabled by
another signal transition and (b) no input signal transition can be disabled by a non-input
signal transition. The former ensures that no short glitches, known as hazards, can appear at
the gate outputs, while the latter ensures that no hazards can occur at inputs of the device.
If all the above properties are satisfied, then the STG specification can be implemented as a,
so-called, speed-independent circuit [19] . Speed-independence means no hazards under any
variations of gate delays if variations of some critical wire delays after forks (so-called isochronic
forks) stay within reasonable bounds (e.g., within one gate delay).
Let us illustrate two of the above properties with an example. Two states in the TS in Figure 4
are underlined. They correspond to the different markings, fp

g and fp pg, but their binary
codes are equal, 		. Moreover, enabling conditions in these two states for output signals LDS,
and D are different. Therefore, the implied value of the next state Boolean function for signal LDS
for vector 		 should be  (for the first state) and 	 (for the second state). This is a conflict in
Also called quasi-delay-insensitive in the literature [17, 2]
the definition of the function. To resolve this conflict two methods can be employed: (a) inserting
an additional state signal whose value should distinguish two conflict states or (b) concurrency
reduction. In the first case one feasible solution is to insert rising transition of the additional state
signal right before LDS  and its falling transition right before D . So conflicting states will be
associated with different values of the new state signal. In the second case, a possible solution is to
remove the conflicting state fp pg from the specification. The environment should usually stay
untouched for the compositional reasons, therefore delaying input signals is not allowed. Hence,
signal transition DTACK  can be delayed until LDS  fires. The automatic techniques for
solving the state encoding problem are presented, e.g., in [6, 26].
To illustrate the persistency property let us consider transitions DSw  and DSr  in Figure 5
assuming for a moment that they are output signals to be implemented. Both are simultaneously
enabled and disable each other after firing. Such behavior cannot be implemented without hazards
unless special mutual exclusion elements (arbiters) are used.
2.2 Techniques
There are several techniques for fighting with the “state explosion problem” in analysis of Petri
Net-like specifications.
 Symbolic Binary Decision Diagram-based (BDD) [3] traversal of a reachability graph allows
its implicit representation which is generally much more compact than an explicit enumera-
tion of states [23].
 Partial order reductions ( [11], stubborn sets [25], identification method [13]) ignores many
(or even most) of the states for analysis of certain properties.
 Structural properties of PNs (e.g., place invariants) can provide fast upper approximation of
the reachability space [20, 9] and also can be used for dense variable encoding of states in
the reachability graph. Structural reductions are useful as a preprocessing step in order to
simplify the structure of the net before traversal or analysis, keeping all important properties.
 Unfoldings [18, 15] are finite acyclic prefixes of the PN behavior, representing all reach-
able markings. They are often more compact than the reachability graph and due to the
acyclic property are well-suited for extracting ordering relations between places and transi-
tions (concurrency, conflict and preceding). Different types of unfoldings are also used for
performance analysis [12].
Figure 6 is a result of applying linear reductions to the STG from Figure 5. Using more
elaborate reductions (place and transition fusions) it is possible to reduce the whole PN from
Figure 3 to a single self-loop transition [20].
The BDD-based method used for deriving the transition function and calculating the reachable
markings of a PN are similar to those used for reachability analysis and equivalence checking of
finite state machines: starting from the initial marking by iterative application of the transition
function the characteristic function of the reachability set is calculated until the fixed point is
reached. However, the naive encoding, one Boolean variable per place, can be too costly for large
designs.
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Figure 6: STG after liner reduction and two state machine components
The following observation can be made: the sets of places P
 

 fp

 p

 p

g and P



fp
 
 p

 p

 p

g of the PN in Figure 6 define two state machines [20, 9] with the following sets
of transitions T
 

 fBDEg and T


 fABCD Fg, respectively. This information can be
structurally obtained by using algebraic methods. State machines (see the Figure) correspond to
place-invariants of the PN and preserve their token count in all reachable markings. Therefore, the
following are two invariants for the net:
I

p

 p

 p

  p

  p

  p


 
I

p
 
 p

 p

 p

  p
 
  p

  p

  p


 
If invariants I

p

 p

 p

 and I

p
 
 p

 p

 p

 are represented as Boolean functions (e.g., using
BDD), then the AND operation on these two functions will give us for this example an exact
characteristic function of the reachability set of markings. In general a conjunction of any set of
invariants gives an upper approximation of the reachability set, which is useful for conservative
verification.
On the other hand, due to the invariants above, the following dense encoding for places can be
proposed:
place v
 
v

v

v


p
p

0 0 - - v
 
v

p

0 1 - - v
 
v

p

1 - - - v

p
 
- - 0 0 v

v

p

- - 0 1 v

v

p

- - 1 - v

p

- - - - -
Then, the characteristic function of the reachability set is reduced to a constant:
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Figure 7: SG for the READ cycle with complete state coding.
3 Logic Synthesis
The goal of logic synthesis is to derive a gate netlist that implements the behavior defined by the
specification. For simplicity, we will illustrate this step by synthesizing a speed-independent circuit
for the read cycle of the VME bus (see Figure 3).
The main steps in logic synthesis are the following:
 Encode the SG in such a way that the complete state coding property holds. This may
require the addition of internal signals.
 Derive the next-state functions for each output and internal signal of the circuit.
 Map the functions onto a netlist of gates.
3.1 Complete State Coding
As mentioned in Section 2.1, the SG of Figure 4 has state conflicts. A possible method to solve this
problem is to insert new state signals that disambiguate the encoding conflicts. Figure 7 depicts a
new SG in which a new signal, csc0, has been inserted. Now, the next-state functions for signals
LDS and D can be uniquely defined. The insertion of new signals must be done in such a way
that the resulting SG preserves the properties for implementability.
3.2 Next-State Functions
When an SG fulfills all the implementability properties, a next-state function can be derived for
each non-input signal.
Given a signal z, we can classify the states of the SG into four sets:
 positive and negative excitation regions (ERz  and ERz )
 positive and negative quiescent regions (QRz  and QRz )
A state belongs to ERz  if z 
 	 and z  is enabled in that state. In this situation, the value
of the signal is denoted by 	  in the SG. A state belongs to QRz  if s in stable 1 state. These
definitions are analogous for ERz  and QRz .
The next-state function for a signal z is defined as follows:
f
z
s 

 




 if s  ERz   QRz 
	 if s  ERz   QRz 
  otherwise
where s denotes the binary code of a state. The fact that f
z
s 
   indicates that there is no state
with such code in the SG and, thus, s can be considered as a don’t care condition for boolean
minimization.
In the following table, several examples for the next-state value of signal LDS are presented.
The states correspond to the SG of Figure 7.
state (s) where f
LDS
s
			
 
	 ERLDS  1
	
 
 QRLDS  1
	
 
	
 
		 ERLDS  0
	
 
					 QRLDS  0
				 - -
Once the next-state function has been derived, boolean minimization can be performed to ob-
tain a logic equation that implements the behavior of the signal. In this step it is crucial to make
an efficient use of the don’t care conditions derived from those binary codes not corresponding to
any state of the SG. For the example of Figure 7, the following equations can be obtained:
D 
 LDTACK  csc	
LDS 
 D   csc	
DTACK 
 D
csc	 
 DSr  csc	   LDTACK
A well known result in the theory of asynchronous circuits is that any circuit implementing the
next-state function of each signal with only one atomic complex gate is speed independent. By
atomic gate we mean a gate without internal hazardous behavior [13, 16]. Two possible hazard-
free gate mappings for the next-state function of the READ cycle example are shown in Figure 8,a
and b.
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Figure 8: Implementations with latches
However, there could be two obstacles in the actual implementation of the next state functions:
(a) a logic function can be too complex to be mapped into one gate available in the library; (b) the
solution requires the use of gates which are not typically present in standard synchronous libraries.
The second is the case with solution Figure 8,a. A gate pictured as a circle with ”C” is a so-called
C-element [19]: a popular asynchronous latch with the next state function c 
 ab   ca   b. Its
output, c, goes high (low) if both inputs, a and b, go high (low); otherwise, it keeps the previous
value.
3.3 Hazards
A crucial problem which makes solution of logic decomposition problem for asynchronous design
difficult is a problem of hazards [24, 22]. Recent development in [22] shows that if the so-called
Fundamental mode is acceptable (input cannot change until all internal circuit activity stabilizes),
then most of the known methods of logic minimization can be gracefully extended to asynchronous
hazard-free minimization. These results can further be extended to FSMs [28].
Unfortunately, the Fundamental mode is often too restrictive and in particular is not satisfied
for logic implementing signal functions in synthesis using STGs.
3.4 Decomposition and Technology Mapping
One of the partial solutions to the logic decomposition for non-fundamental mode, called the
monotonous cover requirement [1, 14], allows one to decompose any function into two-level
combinational logic and a latch. This does not solve however a problem of breaking gates if the
fan-in or fan-out is too large. The latest results [4, 5] allow one to obtain a hazard-free decomposi-
tion (and then map the decomposed solution into the available library) without [4] or with [5] gate
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Figure 9: Implementation with combinational two-input gates
sharing into gates with restricted fan-in.
Applying method from [5] two other correct solutions can be found for mapping the control
for READ cycle into two inputs gate library: solution in Figure 8,b uses a standard reset dominant
RS-latch instead of the C-element; solution in Figure 9,a uses only combinational gates. This
solution seems to be a standard synchronous decomposition for the function of signal csc	 

DSrcsc	   LDTACK:
map	 
 csc	   LDTACK
csc	 
 DSr map	
Note, however, that signal map	 is also fed to gate D 
 LDS  map	. It is only because of
this multiple acknowledgment of map	 by two different gates, that this solution for the READ
cycle control is hazard-free: every rising transition at map	 is acknowledged by signal D, while
every falling transition – by signal csc	. Another synchronous decomposition for csc	 presented
in Figure 9,b is hazardous and cannot be accepted.
The technique for decomposition and technology mapping from [5] is based on
 using candidates for decomposition extracted by algebraic factorization and Boolean rela-
tions;
 hazard-free signal insertion with multiple acknowledgment;
 exploring candidate sets of states for new signal insertion using state regions.
4 Back annotation
State regions [8] are sets of states such that they correspond to a place (regions) or a transition of the
PN (excitation regions). Entry and exit arcs for a region correspond to input and output transitions
of a place. Apart from being useful for state exploration regions provide another important feature:
at any step of the design process a PN corresponding to the current TS can be extracted and back-
annotated to the designer. This is useful both for interactions with the design process and for
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Figure 10: (a) STG extracted for the two-input combinational gate circuit, (b) timing STG with
separation constraints for the optimized circuit
the performance and timing analysis of the circuit. An example of a PN extraction is shown in
Figure 10,a.
5 Timing Optimization
The power of optimization based on timing information is two-fold.
 Timing constraints always reduce the set of reachable states and hence increase the num-
ber of don’t care states [21]. Moreover this concurrency reduction does not introduce new
dependencies between signals since it is fully based on timing not on logic ordering.
 Using timing requirements it is possible to extend the set of states in which signal is enabled
without changing the set of reachable states: signal transition enabling does not course signal
firing if other enabling signals are known to be (or can be made) faster.
Let us illustrate how timing information can increase the flexibility in logic optimization by exam-
ple of the READ cycle. Assume first that, as a part of the initial specification, it is given that the
reset at the right side handshake is always faster than the next read request at the left side hand-
shake, formally: maximal separation[12] between transitions LDTACK  and DSr  is negative,
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Figure 11: Circuits for the READ cycle after timing optimization
SepLDTACK  DSr   	. Then there is no need in the additional state encoding signal and
the circuit is simplified to Figure 11,a.
Assume next that the physical design level tools achieve control over the delay information
using gate and transistor sizing, placement and routing, and constraining interconnect delays.
Then the logic-level synthesis tools can perform logic optimization at the same time generating
separation constraints that must be implemented by the physical level tools. For example, it is
possible to start enabling of LDS  right after DSr  instead of D  given that the requirement
SepD  LDS   	 will be satisfied. This requirement is satisfied if the maximal delay of D 
is smaller than the minimal possible delay of LDS  that can be implemented, e.g., by transistor
sizing or delay padding. The resulting circuit is shown in Figure 11,b and the circuit corresponding
to both timing requirements – in Figure 11,c. Back-annotation to an extended PN with relational
timing constraints (so-called lazy PNs) can be done for the circuits optimized based on timing
information (see Figure 10,b).
6 Other Design Techniques
This paper has presented a design methodology based on Petri net specifications of the behavior of
a circuit. However, other models have been proposed in the literature. Among them, we can point
up the methods based of burst-mode machines [28] and on syntax-directed [2] or transformation-
based [17] translation from process algebras.
Burst-mode machines work under the so-called fundamental mode assumption, i.e. after each
burst of inputs events accepted by the system, the environment allows the circuit to stabilize be-
fore reacting to the output events. This assumption is realistic for many applications and enables
the utilization of combinational logic minimization methods for synchronous circuits with ad-hoc
extensions to prevent hazardous behavior [22].
Translation from process algebras has been proposed for formalisms derived from CSP. Syntax-
directed translation derives a netlist of components that implement the behavior of each of the con-
structs of the language (parallel/sequential composition, choice, communication, synchronization,
etc.). The size of the resulting circuit is linearly dependent on the size of the input description. This
fact enables designers and tools to predict the circuit’s performance and complexity parameters at
the earliest steps of the design process.
Other efforts have been devoted to map asynchronous specifications into standard HDLs aiming
at the simulation and validation with commercial tools [27].
7 Summary
In the last few years, the techniques for asynchronous designed have matured. Among the ap-
plications for asynchronous design we can point up asynchronous interfaces, high-performance
computing, low-power and low-emission design, etc. There are also applications at the system
level, e.g. hardware-software co-design.
Recently there has been an increasing interest of few but large-scale industries (e.g. Intel,
Philips, Sharp, ARM, Cogency, SUN, HP) in asynchronous design targeting at different goals: low
power, high performance, etc.
Asynchrony introduces a new paradigm in logic design. Asynchronous circuits are much more
difficult to design and, for this reason, it is crucial to provide CAD tools to handle the most difficult
tasks automatically. Most of the steps of the design process presented in this tutorial are supported
by the tool petrify available at http://www.lsi.upc.es/˜jordic/petrify.
For a more complete tutorial in PN-based design of asynchronous control circuits we refer
to [7]. For further information on asynchronous design, the reader can look at the Asynchronous
Logic Home Page (http://www.cs.man.ac.uk/amulet/async/index.html) and the
proceedings of the ASYNC conferences.
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